Abstract: In this study, the extrusion behavior of Cu fill material in a through-Si-via (TSV) subjected to thermal loading was investigated. The Cu filling of the TSV was accomplished using pulse periodic reverse (PPR) electroplating. To study the extrusion, TSVs of varying via pitch were filled with Cu by electroplating. Defect-free Cu filling of the TSV was obtained at a Cathodic Current Density (CCD) of -5 mA/cm 2 . The Cu-filled TSVs were subjected to annealing at 450 o C and the extrusion heights were measured. Microstructural characterizations were performed by scanning electron microscopy (SEM) and atomic force microscopy (AFM). The experimental results were also validated using finite element analysis (FEA). The results indicated that as the distance between via holes, i.e., pitch, decreased from 40 to 20 µm, the extrusion heights were found to increase. In other words, the extrusion height increases due to the mutual influence between vias when the spacing of the vias is reduced. The simulated extrusion heights of the Cu-filled TSVs were in good agreement with the experimental results. The FEA simulation results also indicated an overall increasing tendency of extrusion heights when via pitch decreased.
INTRODUCTION
T h e r a p i d d e v e l o p m e n t o f m i c r o e l ec t r o n i c packaging and mobile device markets has produced a growing demand for miniaturized, multi-functional and lightweight smartphones, smartwatches, notebooks and related electronic gadgets [1, 2] . Moore's law states that the amount of data that can be stored in a microchip will double every 18 months [3, 4] , and this is reflected in the tremendous efforts being made to increase chip density. However, there is a practical limit to the data density per chip. To deal with this limitation, in the last decade TSV technology has been proposed as a potential technology solution [5] [6] [7] [8] . TSV is a next-generation 3D chip packaging technique in which a throughhole structure called a via is fabricated in the silicon die or chip. In this design, chips are stacked vertically to several tens of microns in thickness.
The through holes are filled with a conductive material like copper for inter-connection between the stacked chips [9] [10] [11] . Products based on TSV technology such as DDR3 stacked memory, logic 3D SiP/SoC, and MEMS/sensors are currently emerging, and processing technologies to support the commercialization of TSV-related products are being continuously researched.
However, the TSV technology has some remaining challenges. At higher temperature, delamination of wafer and the Cu fill in the via are serious reliability issues which needs to be controlled [12] [13] [14] . At wafer thicknesses of less than 100 μm, bending of the Cu conductor and wafer may occur during 3D stacking.
This can result from differences in the coefficient of thermal expansion (CTE) of the Cu fill and surrounding Si die, which can skew the entire circuit board. Cu extrusion from the via in TSV also inevitably occurs when fabrication is performed above
350
o C, such as in the back end of line (BEOL)
450
대한금속 · 재료학회지 제56권 제6호 (2018년 6월) process [15] [16] [17] [18] 
EXPERIMENTAL PROCEDURE

Cu electroplating of TSV
A 6 inch (152.4 mm) wafer containing several vias was cut into a 5× 5 mm 2 section using a diamond saw to be filled with Cu by electroplating.
A complete wafer prepared by this process with various via pitches is shown in Fig. 1(a,b) . The corners vanishes during the current-off period [20] .
In this study, the PPR plating waveform was optimized by varying the cathodic current density (CCD). The anodic current density (ACD) of the PPR current waveform was fixed at 15 mA/cm 2 , and then the plating current density was decreased from -20 to
Extrusion characterization
To observe the effect of via pitch on Cu The number of total elements and nodes used in the analysis are shown in Table 1 . To improve the accuracy of the FEA, the SiO₂ insulating layer and Cu portion were densely meshed. For boundary conditions, the bottom of the Si-wafer was confined in the X, Y, and Z directions, while the sidewall was constrained only in the X and Y directions. clogged quickly, creating a big pore (Fig. 4(a) ). With a further reduction in CCD to -15 and -10 mA/cm 2 , the pore changed to a seam (Fig. 4(b,c) . This may be due to the high value of CCD. At a higher CCD, the population density of Cu ions is increased, causing an enhanced deposition rate. However, increased CCD may generate progressive hydrogen evolution resulting in the formation of pores and voids.
RESULTS AND DISCUSSION
Effect of CCD on Cu filling
A high flow rate of Cu ions toward the cathode increases the diffusion of Cu ions drastically and the via entrance becomes clogged down [19, 20] . This result is consistent with other studies where a high CCD increases the deposition rate significantly. A completely filled via without any defects was achieved at a CCD of -5 mA/cm 2 ( Fig. 4(d) ). In this case no defects were found, such as peeling in the bonding surface between the via and seed layer on the via top, via sidewall, or via bottom. This can be confirmed from the top, bottom and sidewall interface images observed at high resolution ( Fig. 4(e,g) (Fig. 5(b) ). This phenomenon is thought to be due to the fact that the Si wafer has a higher hardness, of about 10 GPa, as com pared to electrodeposited Cu (≈1.4 GPa). As a consequence, Cu is easily polished away during mechanical polishing. Table 2 .
Although all the vias were filled completely before annealing, the extrusion heights at different via pitches were still different. Table 2 shows the extrusion heights of the Cu-filled TSVs before and after annealing at various pitches. It can be seen that the extruded heights of the Cu-filled TSVs lie in the range of 178~200 nm after annealing. It was also observed that the extruded heights fall gradually with increasing via pitch. The extrusion process becomes slightly slower, i.e., (≈180 and ≈179 nm at 35 and 40 µm, respectively). This can be attributed to stress interference between adjacent Si vias when the pitch of the Si vias becomes narrow [31] . To study them in detail quantitatively, the extrusion heights were measured using an AFM technique as discussed in the following sections.
Atomic force microscopy
To produce a more accurate picture of the extrusion tendency at different via pitches, AFM measurements were performed as shown in Fig. 6 . It was found that before annealing, the morphology was rather planar, and the features along the Z-axis increased rapidly after annealing. The final extrusion height ( ) can be defined as Eq. 1,
where, is the extrusion height before annealing and is the extrusion height after annealing. The 
is less affected by the stress between adjacent vias.
Beyond via pitch p = 35 µm, the extrusion height did not change much (≈178.889 nm at p = 40 µm). This observation confirms that there is a via pitch beyond which the extrusion becomes minimum.
As reported in a recent study by Roh et al., the Cu filling extrudes in a vertical direction [19] . Table 2 . The Cu extrusion heights at different pitch measured by AFM were also compared using the finite element modeling results in Section 3.3.
Analysis of Cu extrusion by FEA
The experimentally obtained Cu extrusion heights at various via pitches were modeled using the FEA This means a minimum pitch of 35 µm or more is promising for minimizing thermal deformation due to annealing. Athikulwongse et al. reported that to reduce the stress interference between TSVs, the KAZ region should be as large as possible when designing the structure of the TSV [32] .
From the preceding sections, it is clear that the showing an increment of 28% in extrusion height.
The resultant stress field at a single TSV is the superposition of all the stress fields exerted by the adjacent individual TSVs [31] . Therefore, the stress increases drastically due to the stress interference between adjacent vias when the via pitch is reduced [31] . 
CONCLUSIONS
In this study, changes in stress and the height of 
